


# **MSPM0 Low-power mode introduction**

— MSPM0 peripheral training series

Presented by Eason Zhou

# MCU level overview

## —MSPM0Gxx series



80 MHz MCU with up to 128kB flash, 64 pins,  
advanced analog, AES/TRNG, CAN-FD

# MSPM0 PMCU overview

## PMCU Introduction

### Power management and clock unit (PMCU):

- Provides power, clocking, reset, and system control services for MPSM0
- contains three submodules: SYSCTL, PMU, CKM

### System controller (SYSCTL):


- PMU and CKM configuration
- Peripherals reset and enable
- CPU reset and enable
- Flash and SRAM control

### Power management (PMU):

- Power supply to PD0 peripherals and PD1 peripherals
- Power supply to GPIO
- Power supply to analog peripherals
- Voltage reference
- Temperature sensor

### Clock module(CKM):

- Clock supply



# Low-power mode introduction

## PD0 and PD1 Introduction

### PD0 domain:


- Includes the PD0 peripherals (I2C / OPA / Timer) and PD0 peripheral bus

### PD1 domain:

- Include the CPU sub system, SRAM, Flash, PD1 peripherals (SPI / DMA / ADC / Timer) and the PD1 peripheral bus


## Power Mode Introduction

Power Mode	Max Frequency	Base Idd	Functionality
RUN	24 / 32 / 80MHz	$\approx 85\mu A/MHz$	<ul style="list-style-type: none"><li>CPU is running</li><li>All clocks and peripherals are available</li></ul>
SLEEP	24 / 32 / 80MHz	$\approx 200\mu A$	<ul style="list-style-type: none"><li>Only CPU is disabled</li><li>All clocks are available</li></ul>
STOP	4MHz	$\approx 50\mu A$	<ul style="list-style-type: none"><li>PD0 peripherals are available</li><li>PD1 peripherals are disabled with retention</li><li>Available clocks: MFCLK (4MHz) or LFCLK (32KHz)</li></ul>
STANDBY	32KHz	$\approx 1\mu A$	<ul style="list-style-type: none"><li>PD0 peripherals are available</li><li>PD1 peripherals are disabled with retention</li><li>Flash and SRAM is disabled with retention</li><li>Available clock: LFCLK (32KHz)</li></ul>
SHUT DOWN	No clocks	$\approx 50nA$	<ul style="list-style-type: none"><li>All PD0 / PD1 peripherals are off</li><li>Flash and SRAM are off</li><li>Only NRST pin and wakeup IOs can wake MSPMO</li><li>No available clock</li></ul>





# Power mode usage

- Run mode:



- Low-power mode (Standby):



# MSPM0 Reset level introduction

## POR and BOR Introduction

### Power-on reset (POR):



- Indicate VDD has reached sufficient voltage to start BOR circuit

### User-programmable brownout reset (BOR):

- Ensures VDD is maintained at a sufficient voltage to support correct operation of the device
- Four selectable BOR threshold levels (BOR0-BOR3)

## Reset Level Introduction

Reset name	Trigger examples	Effect
POR (Power-on reset)	<ul style="list-style-type: none"> <li>NRST (&gt; 1s)</li> <li>VDD&lt;POR-</li> </ul>	<ul style="list-style-type: none"> <li>Reset shutdown memory</li> <li>Re-enable NRST/SWD pin function</li> <li>Trigger BOR</li> </ul>
BOR (brownout reset)	<ul style="list-style-type: none"> <li>VDD&lt;BOR-</li> <li>SHUTDOWN exit</li> </ul>	<ul style="list-style-type: none"> <li>Reset PMU</li> <li>Reset all of the core logic</li> <li>Trigger BOOTRST</li> </ul>
BOOTRST (Boot reset)	<ul style="list-style-type: none"> <li>NRST (&lt; 1s)</li> <li>Software</li> </ul>	<ul style="list-style-type: none"> <li>Execute device boot configuration routine</li> <li>Reset the majority of the core logic</li> <li>Clear SRAM</li> <li>Trigger SYSRST</li> </ul>
SYSRST (System reset)	<ul style="list-style-type: none"> <li>WDT violation</li> <li>Software</li> <li>Debugger</li> </ul>	<ul style="list-style-type: none"> <li>Reset CPU</li> <li>Reset peripherals</li> </ul>
CPURST (CPU reset)	<ul style="list-style-type: none"> <li>Software</li> <li>Debugger</li> </ul>	<ul style="list-style-type: none"> <li>Reset CPU</li> </ul>



# PMCU module quick start

## Academy

[Low-power mode introduction lab](#)

## Driverlib Examples

### MSPM0G350x:

- 📁 sysctl\_power\_policy\_sleep\_to\_standby
- 📁 sysctl\_power\_policy\_sleep\_to\_stop
- 📁 sysctl\_shutdown

### MSPM0L13xx:

- 📁 sysctl\_power\_policy\_sleep\_to\_standby
- 📁 sysctl\_power\_policy\_sleep\_to\_stop
- 📁 sysctl\_shutdown

## Related Links

[MSPM0 online resource](#)

[MSPM0 quick start guide](#)

[MSPM0 Sysconfig user's guide](#)

[MSPM0G350x datasheet](#)


[MSPM0L13xx datasheet](#)

[MSPM0Gxx technical reference manual](#)


[MSPM0Lxx technical reference manual](#)

## Launchpad

[LP-MSPM0G3507](#)



[LP-MSPM0L1306](#)



## Sysconfig Entrance for PMCU Setting

Step1:

Type Filter Text... X <> ← → Software > SYSCTL

Board 1/1 ✓ +  
DMA +  
GPIO 2 ✓ +  
MATHAC +  
RTC +  
SYSCTL 1/1 ✓ +  
SYSTICK +  
WWDT +  
ANALOG 5  
ADC12 +  
COMP +  
DAC12 +  
OPA 1/2 ✓ +  
VREF +

Step2:

Power & Systems Configuration

Power Policy SLEEP0  
BOR Threshold 0  
Enable Write Lock   
Enable Sleep On Exit   
Enable Event on Pending   
Disable NRST Pin

FCC Configuration

Flash Controller (FlashCtl) Configuration

# To find more MSPM0 training series, please visit:

- [TI.com.cn](http://TI.com.cn)
- [WeChat \(德州仪器公众号\)](#)
- [Bilibili](#)
- [21IC](#)